






Table of Contents


PAGE	DESCRIPTION
01	BLOCK DIAGRAM
02	FRONT PAGE
03	CLOCK GENERATOR
04-07	Auburndale PROCESSER
08-13	Ibex Peak-M
14-15	DDRIII SO-DIMM
16	LCD & LID CON
17	HDMI PORT(PS8101)
18	CRT CONN
19	AUDIO CODEC(ALC269Q)
20	LAN(8111DL)
21	SATA HDD/CD-ROM
22	USB X2/SIM_CARD/LEDs/RF
23	CARD READER/USB/SIM CONN
24	MINI-Card (WWAN)
25	MINI-Card (WLAN)
26	ONFI
27	Express Card
28	K/B, T/P
29	BlueTooth
30	FAN /THERMAL
31	G-SENSOR
32	B TO B CON
33	TPM & RFID EEPROM
34	KBC IT8502E
35	HOLD & SKEW
36	Discharge
37	Charger (ISL88731)
38	DDR3/0.75V(TPS51116REGR)
39	1.05V_VTT (RT8204)
40	3V/5V (ISL6237IRZ-T)
41	CPU (ISL62882)
42	GFX_VCC (MAX17028)
43	XDP & JTAG
44	Power Block Dianram
45	Schematic Value Descript
46	BOM Matrix Table

Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	16,36,37,38,39,40,41,42	MAIN POWER		S0~S5
+3VRTC	+3.0V~+3.3V	9,12,34	RTC		S0~S5
3VPCU	+3.3V	9,16,20,23,28,32,34,36,37,40,42	ITE8502 POWER	3V5V_EN	S0~S5
5VPCU	+5V	36,37,38,39,40,42	DC/DC POWER IC SOURCE	3V5V_EN	S0~S5
+15V	+15V	16,31,36,38,39,40	LARGE POWER	3V5V_EN	S0~S5
LANVCC	+3.3V	20,36	LAN POWER	LAN_ON	
5V_S5	+5V	12,22,23,36	PCH SUS POWER	S5_ON	S0~S3
3V_S5	+3.3V	8,9,10,11,12,36	Sys Management,PCH Resume Well, Intel HD Audio,USB,WLAN,WiMAX POWER	S5_ON	S0~S3
5VSUS	+5V	16,32,36,41,42	SLP_S4# CTRLD POWER	SUSON	S0~S3
3VSUS	+3.3V	8,23,27,34,36,42	SLP_S4# CTRLD POWER	SUSON	S0~S3
1.5VSUS	+1.5V	4,6,12,14,15,36,38,39	DDR3 SODIMM POWER	SUSON	S0~S3
0.75VSMDDR_VTERM	+0.75V	14,15,36,38	DDR3 SODIMM REFERENCE POWER	MAINON	S0
+5V	+5V	8,12,16,17,18,19,21,28,30,34,36,37	SLP_S3# CTRLD POWER	MAINON	S0
+3V	+3.3V	3,4,8,9,10,11,12,14,15,16,17,18,19,20,21,22 23,24,25,26,27,29,30,31,32,33,34,36,37,38, 39,40,41,42,43	SLP_S3# CTRLD POWER	MAINON	S0
+1.8V	+1.8V	6,12,26,36,42	LVDS,NVM POWER	MAINON	S0
+1.5V	+1.5V	12,24,25,27,38,39	Mini PCIe,Express Card POWER	MAIND	S0
+1.05V_VTT	+1.05V	3,4,6,8,10,11,12,36,39,41,43	AuBurndale VTT POWER/PCH CORE POWER	MAINON	S0
+VCC_GFX_CORE		6,36,42	VGA CORE POWER	GFXVR_EN	S0
VCC_CORE		6,36,41	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	16	LCD Power	ENVDD	S0
+5V_ODD	+5V	21	ODD Power	MAINON#	S0
+5V_HDD	+5V	21	HDD Power	MAINON#	S0
BAT-V	+10V~+17V	37	MAIN BATTERY	CHG_PBATT	S0~S5







	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz



ARRANDALE PROCESSOR (CLK,MISC,JTAG)




Layout Note:  
Place this test point on top side





PEG_C_TXN15	C604	0.1u10V/XSR_4	PEG_TXN15	C604	0.1u10V/XSR_4
PEG_C_TXN14	C596	0.1u10V/XSR_4	PEG_TXN14	C596	0.1u10V/XSR_4
PEG_C_TXN13	C593	0.1u10V/XSR_4	PEG_TXN13	C593	0.1u10V/XSR_4
PEG_C_TXN12	C587	0.1u10V/XSR_4	PEG_TXN12	C587	0.1u10V/XSR_4
PEG_C_TXN11	C579	0.1u10V/XSR_4	PEG_TXN11	C579	0.1u10V/XSR_4
PEG_C_TXN10	C577	0.1u10V/XSR_4	PEG_TXN10	C577	0.1u10V/XSR_4
PEG_C_TXN9	C572	0.1u10V/XSR_4	PEG_TXN9	C572	0.1u10V/XSR_4
PEG_C_TXN8	C564	0.1u10V/XSR_4	PEG_TXN8	C564	0.1u10V/XSR_4
PEG_C_TXN7	C560	0.1u10V/XSR_4	PEG_TXN7	C560	0.1u10V/XSR_4
PEG_C_TXN6	C556	0.1u10V/XSR_4	PEG_TXN6	C556	0.1u10V/XSR_4
PEG_C_TXN5	C552	0.1u10V/XSR_4	PEG_TXN5	C552	0.1u10V/XSR_4
PEG_C_TXN4	C543	0.1u10V/XSR_4	PEG_TXN4	C543	0.1u10V/XSR_4
PEG_C_TXN3	C540	0.1u10V/XSR_4	PEG_TXN3	C540	0.1u10V/XSR_4
PEG_C_TXN2	C536	0.1u10V/XSR_4	PEG_TXN2	C536	0.1u10V/XSR_4
PEG_C_TXN1	C526	0.1u10V/XSR_4	PEG_TXN1	C526	0.1u10V/XSR_4
PEG_C_TXN0	C524	0.1u10V/XSR_4	PEG_TXN0	C524	0.1u10V/XSR_4

PEG_C_TXP15	C598	0.1u10V/XSR_4	PEG_TXP15	C598	0.1u10V/XSR_4
PEG_C_TXP14	C594	0.1u10V/XSR_4	PEG_TXP14	C594	0.1u10V/XSR_4
PEG_C_TXP13	C588	0.1u10V/XSR_4	PEG_TXP13	C588	0.1u10V/XSR_4
PEG_C_TXP12	C580	0.1u10V/XSR_4	PEG_TXP12	C580	0.1u10V/XSR_4
PEG_C_TXP11	C578	0.1u10V/XSR_4	PEG_TXP11	C578	0.1u10V/XSR_4
PEG_C_TXP10	C573	0.1u10V/XSR_4	PEG_TXP10	C573	0.1u10V/XSR_4
PEG_C_TXP9	C568	0.1u10V/XSR_4	PEG_TXP9	C568	0.1u10V/XSR_4
PEG_C_TXP8	C561	0.1u10V/XSR_4	PEG_TXP8	C561	0.1u10V/XSR_4
PEG_C_TXP7	C557	0.1u10V/XSR_4	PEG_TXP7	C557	0.1u10V/XSR_4
PEG_C_TXP6	C553	0.1u10V/XSR_4	PEG_TXP6	C553	0.1u10V/XSR_4
PEG_C_TXP5	C546	0.1u10V/XSR_4	PEG_TXP5	C546	0.1u10V/XSR_4
PEG_C_TXP4	C541	0.1u10V/XSR_4	PEG_TXP4	C541	0.1u10V/XSR_4
PEG_C_TXP3	C537	0.1u10V/XSR_4	PEG_TXP3	C537	0.1u10V/XSR_4
PEG_C_TXP2	C529	0.1u10V/XSR_4	PEG_TXP2	C529	0.1u10V/XSR_4
PEG_C_TXP1	C525	0.1u10V/XSR_4	PEG_TXP1	C525	0.1u10V/XSR_4
PEG_C_TXP0	C523	0.1u10V/XSR_4	PEG_TXP0	C523	0.1u10V/XSR_4



(8,9) DELAY_VR_PWRGOOD	R205	0.4@NC	SYS AGENT_PWRGOOD
(11) H_PWRGOOD	R206	0.4	

Platform	ERB	CRB
R205	STUFF	NO_STUFF
R206	NO_STUFF	STUFF




JTAG MAPPING	
XDP_TDI_R	R337 0.4
XDP_TDO_M	R341 0.4@NC
XDP_TDO_R	R343 0.4
XDP_TCK	R344 0.4
XDP_TRST#	R345 51.4



Scan Chain (Default)	STUFF -> R337, R340, R343 NO STUFF -> R341, R339
CPU Only	STUFF -> R337, R341 NO STUFF -> R340, R339, R343
GMCH Only	STUFF -> R339, R343 NO STUFF -> R337, R341, R340

**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size: Custom Document Number: AUBURDA 1/4 Rev: 1A  
Date: Monday, December 28, 2009 Sheet: 4 of: 55



## AUBURNDALE PROCESSOR (POWER)






# ARRANDALE PROCESSOR (GND)

# ARRANDALE PROCESSOR ( RESERVED, CFG)

07



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size: Custom



Document Number: AUBURND 4/4 (GND)

Date: Monday, December 28, 2009


Sheet 7 of 55

Rev 1A



## IBEX PEAK-M (DMI, FDI, GPIO)


















## IBEX PEAK-M (LVDS, DDI)











Boot BIOS Strap		
PCI_GNT0#	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved (NAND)
1	1	SPI




EC-A-02


Board ID For Function	ID3 GPIO39	ID2 GPIO38	ID1 GPIO37	ID0 GPIO36
SDV	0	0	0	0
SIV	0	0	0	1
SIT	0	0	1	0
SVT	0	0	1	1
SOVP	0	1	0	0



Model ID	MODEL_ID0
14"	0
15"	1





TPM physical presence	
PCH_GPIO57	Low: Default




SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------

**PROJECT: GC9A**  
**Quanta Computer Inc.**



Size: Custom  
Document Number: IBEX PEAK-M 4/6  
Rev: 1A  
Date: Monday, January 04, 2010  
Sheet: 11 of 55












(4) PEG\_TXP[0..15]  
(4) PEG\_TXN[0..15]

(18,21,22,44,50) +1.1V\_GFX\_PCIE



PEG_C_RXP0	0.1U/10V/X5R_4	C9014	PEG_RXP0
PEG_C_RXP1	0.1U/10V/X5R_4	C9024	PEG_RXP1
PEG_C_RXP2	0.1U/10V/X5R_4	C9031	PEG_RXP2
PEG_C_RXP3	0.1U/10V/X5R_4	C9044	PEG_RXP3
PEG_C_RXP4	0.1U/10V/X5R_4	C9049	PEG_RXP4
PEG_C_RXP5	0.1U/10V/X5R_4	C9060	PEG_RXP5
PEG_C_RXP6	0.1U/10V/X5R_4	C9055	PEG_RXP6
PEG_C_RXP7	0.1U/10V/X5R_4	C9073	PEG_RXP7
PEG_C_RXP8	0.1U/10V/X5R_4	C9072	PEG_RXP8
PEG_C_RXP9	0.1U/10V/X5R_4	C9089	PEG_RXP9
PEG_C_RXP10	0.1U/10V/X5R_4	C9086	PEG_RXP10
PEG_C_RXP11	0.1U/10V/X5R_4	C9108	PEG_RXP11
PEG_C_RXP12	0.1U/10V/X5R_4	C9098	PEG_RXP12
PEG_C_RXP13	0.1U/10V/X5R_4	C9112	PEG_RXP13
PEG_C_RXP14	0.1U/10V/X5R_4	C9124	PEG_RXP14
PEG_C_RXP15	0.1U/10V/X5R_4	C9122	PEG_RXP15
PEG_C_RXN0	0.1U/10V/X5R_4	C9015	PEG_RXN0
PEG_C_RXN1	0.1U/10V/X5R_4	C9027	PEG_RXN1
PEG_C_RXN2	0.1U/10V/X5R_4	C9037	PEG_RXN2
PEG_C_RXN3	0.1U/10V/X5R_4	C9038	PEG_RXN3
PEG_C_RXN4	0.1U/10V/X5R_4	C9053	PEG_RXN4
PEG_C_RXN5	0.1U/10V/X5R_4	C9068	PEG_RXN5
PEG_C_RXN6	0.1U/10V/X5R_4	C9059	PEG_RXN6
PEG_C_RXN7	0.1U/10V/X5R_4	C9080	PEG_RXN7
PEG_C_RXN8	0.1U/10V/X5R_4	C9063	PEG_RXN8
PEG_C_RXN9	0.1U/10V/X5R_4	C9092	PEG_RXN9
PEG_C_RXN10	0.1U/10V/X5R_4	C9081	PEG_RXN10
PEG_C_RXN11	0.1U/10V/X5R_4	C9100	PEG_RXN11
PEG_C_RXN12	0.1U/10V/X5R_4	C9093	PEG_RXN12
PEG_C_RXN13	0.1U/10V/X5R_4	C9109	PEG_RXN13
PEG_C_RXN14	0.1U/10V/X5R_4	C9127	PEG_RXN14
PEG_C_RXN15	0.1U/10V/X5R_4	C9114	PEG_RXN15

PEG\_RXP[0..15] (4)  
PEG\_RXN[0..15] (4)

100 MHz (+/-300 ppm) input frequency,  
0-0.7 V single-ended swing.  
clock must be provided less than 400ns  
after CLKREQ# is asserted

Layout Note:  
Place 150 ohm  
termination  
close to ATN



U9003C

PART 3 OF 10

# MEMORY INTERFACE

M MDA0 K27  
M MDA1 J29  
M MDA2 H30  
M MDA3 H32  
M MDA4 Q29  
M MDA5 F28  
M MDA6 F32  
M MDA7 F30  
M MDA8 C30  
M MDA9 F27  
M MDA10 A28  
M MDA11 C28  
M MDA12 E27  
M MDA13 G26  
M MDA14 D26  
M MDA15 F25  
M MDA16 A25  
M MDA17 C25  
M MDA18 E25  
M MDA19 D24  
M MDA20 E23  
M MDA21 F23  
M MDA22 D22  
M MDA23 F21  
M MDA24 E21  
M MDA25 D20  
M MDA26 F19  
M MDA27 A19  
M MDA28 D18  
M MDA29 F17  
M MDA30 C17  
M MDA31 C17  
M MDA32 E17  
M MDA33 D16  
M MDA34 F15  
M MDA35 A15  
M MDA36 D14  
M MDA37 F13  
M MDA38 A13  
M MDA39 C13  
M MDA40 E11  
M MDA41 A11  
M MDA42 C11  
M MDA43 F11  
M MDA44 A9  
M MDA45 C9  
M MDA46 F9  
M MDA47 D8  
M MDA48 E7  
M MDA49 A7  
M MDA50 C7  
M MDA51 F7  
M MDA52 A5  
M MDA53 C3  
M MDA54 F1  
M MDA56 G7  
M MDA57 G6  
M MDA58 G1  
M MDA59 G3  
M MDA60 J6  
M MDA61 J1  
M MDA62 J3  
M MDA63 J5

MAA\_0 K17  
MAA\_1 J20  
MAA\_2 H23  
MAA\_3 G23  
MAA\_4 H24  
MAA\_5 J19  
MAA\_6 K19  
MAA\_7 J14  
MAA\_8 K14  
MAA\_9 J11  
MAA\_10 J13  
MAA\_11 J16  
MAA\_12 L15  
MAA\_BA0 B11  
MAA\_BA1 B11  
MAA\_BA2 G11

DOMA\_0 E32  
DOMA\_1 E30  
DOMA\_2 A21  
DOMA\_3 C21  
DOMA\_4 E13  
DOMA\_5 D12  
DOMA\_6 E3  
DOMA\_7 F4

H28 M QSA0  
C27 M QSA1  
A23 M QSA2  
E19 M QSA3  
E15 M QSA4  
D10 M QSA5  
D8 M QSA6  
G5 M QSA7

H27 M QSA#0  
A27 M QSA#1  
C23 M QSA#2  
C19 M QSA#3  
C15 M QSA#4  
E9 M QSA#5  
C5 M QSA#6  
H4 M QSA#7

ODTA0 L18  
ODTA1 K16

H26 CLKA0  
G9 CLKA1

H25 CLKA0#  
H9 CLKA1#

G22 RASA0#  
G17 RASA1#

G19 CASA0#  
G16 CASA1#

H22 CSA0\_0#  
J22 CSA1\_0#

G13 CSA1\_0#  
K13 CSA1\_1#

K20 CKEA0  
J17 CKEA1

G25 WEA0#  
H10 WEA1#

L10 DRAM\_RST#

MVREFDA  
MVREFSA

CLKTESTA  
CLKTESTB

MEMTEST J8

MEM\_CALRP1

NC\_MAA\_13  
NC\_MAA\_14  
NC\_MEM\_CALRN1  
NC\_MEM\_CALRP0  
NC\_MEM\_CALRNO

M92-S2/M92-XT




R9027 4.7K\_4  
R9026 4.7K\_4  
R9029 243/F\_4

R9031 4.7K\_4@NC  
R9030 4.7K\_4@NC  
R9032 4.7K\_4@NC

C9183 1U/6.3V/X5R\_4  
R9078 4.7K\_4


(20) M\_QSA#7..0 M\_QSA#7..0  
(20) M\_QSA#7..0 M\_QSA#7..0  
(20) M\_DOMA#7..0 M\_DOMA#7..0  
(20) M\_MDA#63..0 M\_MDA#63..0  
(20) M\_MAA#12..0 M\_MAA#12..0  
(20) BA[2..0] BA[2..0]

DIVIDER RESISTORS	DDR3	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R













# TMDP(HDMI) INTERFACE



# LVDS INTERFACE



**PROJECT: GC9A**  
**Quanta Computer Inc.**




Size Custom	Document Number <b>VGA-M92-XT (TMDP I/F) 7/7</b>	Rev 1A
Date: Monday, December 28, 2009	Sheet 22	of 55

# LCDVCC




Address : A9H --Contrast  
AAH --Backlight

# back light




# CAMERA VCC Control



# Display Port


## Dock

## System



Default : Low : Display port  
High : Dongle attache(covert to DVI)


Reserve For ESD  
Close connector





## Close to display port connector

DPA_LANE0_N_R	C245	0.1U/10V/XSR_4	DPA_LANE0_N_C
DPA_LANE0_P_R	C244	0.1U/10V/XSR_4	DPA_LANE0_P_C
DPA_LANE1_N_R	C391	0.1U/10V/XSR_4	DPA_LANE1_N_C
DPA_LANE1_P_R	C390	0.1U/10V/XSR_4	DPA_LANE1_P_C
DPA_LANE2_N_R	C247	0.1U/10V/XSR_4	DPA_LANE2_N_C
DPA_LANE2_P_R	C246	0.1U/10V/XSR_4	DPA_LANE2_P_C
DPA_LANE3_N_R	C254	0.1U/10V/XSR_4	DPA_LANE3_N_C
DPA_LANE3_P_R	C253	0.1U/10V/XSR_4	DPA_LANE3_P_C


## Layout Topology






















## ODD Connector






(3,4,8,9,10,11,12,14,15,17,23,24,25,26,28,29,31,32,33,34,35,36,38,39,40,41,42,44,46,47,48,49,51) (12,31,44) 5V\_S5 +3V

### Support Black-berry function






### USB X1----> Wire to board conn




### USB 1

	w/ AOU3	w/o AOU3
R40	NO ASM	ASM
R41	NO ASM	ASM
U52	ASM	NO ASM
R622	ASM	NO ASM
R624	ASM	NO ASM
R626	ASM	NO ASM
C676	ASM	NO ASM


### USB + E-SATA




### E-SATA RE-DRIVER




EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output




EC-A-01



### SIM Card CONN







Layout Note:  
UIM\_RESET, UIM\_CLK, UIM\_DATA routing as short as possible




	w/ WWAN	w/o WWAN
CN29	ASM	NO ASM
U46	ASM	NO ASM
C480 - C481	ASM	NO ASM
C483 - C485	ASM	NO ASM

### FRONT LEDs



# MiniCard WWAN connector



	w/ WWAN	w/o WWAN
CN27	ASM	NO ASM
R489	ASM	NO ASM
R484	ASM	NO ASM
R483	ASM	NO ASM
C1000~C1004	ASM	NO ASM

**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size: Custom

Document Number: **MINI-Card (UWB, WWAN)**

Date: Monday, December 28, 2009

Sheet 32 of 55

Rev 1A








# MiniCard WLAN/WiMAX connector

(3,4,8,9,10,11,12,14,15,17,23,24,25,26,28,29,30,31,32,34,35,36,38,39,40,41,42,44,46,47,48,49,51)  
(3,18,19,20,32,34,46)  
(9,23,28,31,35,40,41,44,45,48,50)  
(23,44,45,46,47,48,49,50,51)

+3V  
+1.5V  
3VPCU  
VIN




33



**PROJECT: GC9A**  
**Quanta Computer Inc.**




Size Custom	Document Number <b>MINI-Card (WLAN)</b>	Rev 1A
Date: Monday, December 28, 2009	Sheet 33 of 55	




+1.5V\_CARD Max. 650mA, Average 500mA.  
+3V\_CARD Max. 1300mA, Average 1000mA.

20090928  
avoid current leakage

(4,10,28,31,32,33,39,42) PLTRST#









**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>B/T</b>	Rev 1A
Date: Monday, December 28, 2009	Sheet 36	of 55




(12,18,21,24,25,26,29,35,38,44) +5V  
(9,23,28,31,35,40,41,44,45,48,50) 3VPCU







For EMI request

## Touch pad




## TRACK POINT








G-SENSOR (2-Axial)



Discrete TPM




supplier P/N:ST19NP18ER28PVMR  
Quanta P/N:AL19NP18K13  
F/P:tssop28-6\_4-65-1\_2h


**PROJECT: GC9A**  
**Quanta Computer Inc.**


Size Custom Document Number G-SENSOR/Discrete TPM Rev 1A  
Date Modified: December 28, 2006  
Page 1 of 5

FFC TO KBD LEFT SIDE CONNECTOR



FFC TO LED RIGHT SIDE CONNECTOR






# iTPM ENABLE/DISABLE


(3,4,8,9,10,11,12,14,15,17,23,24,25,26,28,29,30,31,32,33,34,35,36,38,39,40,41,44,46,47,48,49,51)

+3V


42




iTPM Function	R366
Enable	1K
Disable	NC



## For PCH 32Mbit (4M Byte), SPI



## RFID


















**PROJECT: GC9A**

**Quanta Computer Inc.**

Size Custom	Document Number <b>iTPM &amp; RFID EEPROM</b>	Rev 1A
Date: Monday, December 28, 2009	Sheet 42 of 55	













**PROJECT: GC9A**

**Quanta Computer Inc.**

Size Custom	Document Number <b>HOLE &amp; SCREW</b>	Rev 1A
Date: Tuesday, December 29, 2009		Sheet 43 of 55
























Revision	Date	Phase	Change List	Release Schematic Date	Release Gerber File Date
1A		DV	Initial release		

### Schematic Value Explanation Description :


#### RESISTOR

Value	F	4	6	8	12	1210	*	Description
*1K/F_4	1%	0402 (1005 )					DE POP	1K ohm 1% SMD 0402 package and DE POP
1K_6	5%		0603 (1608 )				POP	1K ohm 5% SMD 0603 package and POP
1K_8	5%			0805 (2125 )			POP	1K ohm 5% SMD 0805 package and POP
1K_12	5%				1206 (3216 )		POP	1K ohm 5% SMD 1206 package and POP
1K_1210	5%					1210 (3225 )	POP	1K ohm 5% SMD 1210 package and POP

#### CAPACITOR

Value	Voltage	Material	6				*	Description
*0.1U/10V/X5R_4	10V	X5R	0402 (1005 )				DE POP	0.1UF 10V X5R SMD 0402 package DE POP
1U/25V/X7R_6	25V	X7R	0603 (1608 )				POP	0.1UF 25V X7R SMD 0603 package POP

[illegible][illegible]



2009	EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
	EC-A-01	30	12/22	R36,R37,R42,R43	Delete R36,R37,R41,R42 (redundant optional resistor) and change connection of E-sata.
	EC-A-02	11	12/22	R285	No POP R285 or delete.We have R466 for TPM physical presence
	EC-A-03	35	12/22	R101	EC use SPI type
	EC-A-04	30	12/22	R623,R625,R626, R627	AUO3 use ext power
	EC-A-05	9	12/22	R449,R450	GPIO19,21 should have pull up 10K to +3V due to no internal PU/PD
	EC-A-06	39	12/22		Cut LPCPD# signal from TPM#28. due to PCH bug(SUSSTAT# signal chatteringwhen assert)
	EC-A-07	35	12/23	R262,C382	Add Pull high for CARE_BUTTON#
	EC-A-08	40	12/23	R79,R80,R81, R82,R83,R86, R104,R105,R108	Delete these resistor to save space for layout.
	EC-A-09	24	12/28	C2350,C196	Change CAP value per customer request.
	EC-A-10	03	12/28	C8222,C8223	Add decoupling cap per RF engineer requested.
	EC-A-11	26	12/29	C683	De-pop C683 to prevent efect high frequency of THD+N.
A stage					



**G-Note Montevina**  
**Quanta Computer Inc.**

Size B	Document Number EC list	Rev 2A
Date: Tuesday, December 29, 2009	Sheet 55 of 55	



```
ERROR: syntaxerror
OFFENDING COMMAND: --nostringval--

STACK:
  /Title
  ( )
  /Subject
  (D:20100106114247+08'00')
  /ModDate
  ( )
  /Keywords
  (PDFCreator Version 0.9.5)
  /Creator
  (D:20100106114247+08'00')
  /CreationDate
  (93121305)
  /Author
  -mark-
```